Product Summary

The EPM7064STC100-5 is a high-density, high-performance PLD. It is based on Altera second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based EPM7064STC100-5 provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4MHz. The EPM7064STC100-5 has several enhanced features: additional global clocking, additional output enable controls, enhanced interconnect resources, fast input registers, and a programmable slew rate.

Parametrics

EPM7064STC100-5 absolute maximum ratings: (1)VCC Supply voltage With respect to ground: -2.0 to 7.0 V; (2)VI DC input voltage: -2.0 to 7.0 V; (3)IOUT DC output current, per pin: -25 to 25 mA; (4)TSTG Storage temperature No bias: -65 to 150 ℃; (5)TAMB Ambient temperature Under bias: -65 to 135 ℃; (6)TJ Junction temperature Ceramic packages, under bias: 150 ℃; (7)PQFP and RQFP packages, under bias: 135 ℃.

Features

EPM7064STC100-5 features: (1)High-performance, EEPROM-based programmable logic devices (PLDs) based on second-generation MAXR architecture; (2)5.0-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in MAX 7000S devices- ISP circuitry compatible with IEEE Std. 1532; (3)Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S devices; (4)Built-in JTAG boundary-scan test (BST) circuitry in MAX 7000S devices with 128 or more macrocells; (5)Complete EPLD family with logic densities ranging from 600 to 5,000 usable gates (see Tables 1 and 2); (6)5-ns pin-to-pin logic delays with up to 175.4-MHz counter; (7)frequencies (including interconnect); (8)PCI-compliant devices available.

Diagrams

EPM7064STC100-5 block diagram

Image Part No Mfg Description Data Sheet Download Pricing
(USD)
Quantity
EPM7064STC100-5
EPM7064STC100-5


IC MAX 7000 CPLD 64 100-TQFP

Data Sheet

0-270: $29.70
EPM7064STC100-5F
EPM7064STC100-5F


IC MAX 7000 CPLD 64 100-TQFP

Data Sheet

Negotiable